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Introduction – Bipolar Transistors   
TID causes charge buildup that distorts emitter/base junction field










Introduction – MOS transistors   
TID causes charge buildup that shifts threshold Voltage and 
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Operational Amplifier – LM124   
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LM124 – Slew Rate     
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Digital Test Circuit   
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Clk
Digital Test Circuit   
R =  (τpw −Ts‐h)• fclk •flaser
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Input = 1 (400 krad)
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Summary
• Exposure of ICs to ionizing radiation alters their electrical 
parameters and therefore their SET shapes and sensitivities.
• The effect occurs in both CMOS and bipolar circuits.
• Depending on effect, rates may increase or decrease.
• Effect of TID on SET rates should be considered if SETs cannot 
be tolerated  . 
• This work is being extended to other ICs such as a phase 
locked loop and memories.
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